

BUS SYSTEM FOR USE WITH INFORMATION PROCESSING APPARATUS

1 BACKGROUND OF THE INVENTION

The present invention relates to a bus system employed in information processing apparatuses such as a workstation, a personal computer, and a word processor.

5 The bus system disposed in the information processing apparatus is configured; like a bus system described in a report "EISA" written by L. Brett Glass in pages 417 to 424 of "BYTE", Volume 14, Number 12 (1989); such that memory and system buses are respectively connected to a processor bus or processor and  
10 memory buses are respectively linked to the system bus.

In the former constitution, during a cooperative action of the system and memory buses, namely, during the so-called direct memory access (DMA), the processor bus  
15 cannot operate in an independent fashion, which consequently leads to a deterioration of the utilization efficiency of the processor bus. In the latter case, on the other hand, during a cooperative operation of the processor and memory buses i.e. during the so-called  
20 main memory access, the system bus cannot operate in an independent manner, thereby leading to a problem of a deterioration of the utilization efficiency of the system bus.

In this regard, the configuration and the  
25 problems of the conventional bus system will be described

1 in detail later by referring to drawings.

#### SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a bus system for use with an information  
5 processing apparatus capable of maximizing the utilization efficiency of each bus.

Another object of the present invention is to provide a bus system in which a cooperative action of a processor bus and a memory bus and an independent  
10 operation of a system bus can be accomplished at the same time.

Still another object of the present invention is to provide a bus system in which a cooperative action of a system bus and a memory bus and an independent  
15 operation of a processor bus can be accomplished at the same time.

Still another object of the present invention is to provide a bus system for use with an information processing apparatus in which when there is established  
20 an interconnection between at least three buses including three kinds of buses i.e. system, memory, and processor buses, the utilization efficiency of each bus can be maximized.

In order to achieve the objects above, according  
25 ing to the present invention, there is established a configuration in which an interconnection is constituted in the form of a three-way connection with three types

1 of buses including the processor, memory, and system  
buses such that while two arbitrary types of buses are  
achieving a cooperative operation, the bus of the other  
type can operate in an independent manner.

5 That is, according to the present invention,  
there is disposed control means forming a three-way  
connection of three kinds of buses including a processor  
bus linked to at least one processor, a memory bus  
connected to a main memory, and a system bus linked  
10 to at least one connected device such as an input/output  
(I/O) device, thereby establishing interconnections  
between various buses.

In other words, according to the present  
invention, a bus system for use with an information  
15 processing apparatus includes three kinds of buses  
including a processor bus linked to at least one proces-  
sor, a memory bus connected to a main memory, and a system  
bus linked to at least one connected device and connec-  
tion control means for interconnecting these buses to  
20 each other.

In accordance with the present invention, the  
connection control means includes data path switch means  
for transferring data through the data buses respectively  
of the three kinds of buses thus interconnected to each  
25 other and a bus/memory connection controller for trans-  
ferring control signals and addresses through the control  
and address buses respectively of the three kinds of  
buses and for generating a data path control signal to

1 be supplied to the data switch means.

Preferably, the data switching means and the bus/memory connection controller are configured respectively as integrated circuits or are combined with  
5 each other in an integrated circuit.

Furthermore, according to the present invention, the number of the buses of each kind need not be limited to one, namely, even when there are disposed a plurality of buses of either one of the three kinds, the connection  
10 control means may be similarly constructed to establish an interconnection between these buses.

In the configuration of the present invention described above, with an interconnection of the three kinds of buses including the processor, memory, and  
15 system buses, for example, when a processor on the processor bus conducts a processor/main memory access to access the main memory on the memory bus, data is transferred only via the processor and memory buses i.e. the system bus is not used for the data transfer.  
20 Consequently, the system bus can operate in an independent fashion. On the other hand, when a connected device on the system bus achieves a DMA to access the main memory on the memory bus, data is transferred only through the system and memory buses. That is, the processor  
25 bus is not employed for the transfer and hence can achieve an independent operation.

As a result, it is possible to develop the maximum utilization efficiency for each of the three

1 kinds of buses.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and advantages of the present invention will become apparent by reference to  
5 the following description and accompanying drawings wherein:

Fig. 1 is a schematic diagram showing the configuration of a first embodiment of a bus system according to the present invention:

10 Figs. 2 and 3 are diagrams schematically showing configurations of bus systems of the prior art;

Fig. 4 is a diagram illustratively showing an embodiment of a three-way connection controller 103 in the first embodiment of the present invention shown  
15 in Fig. 1;

Figs. 5 and 6 are block diagrams respectively showing embodiments of a data path switch 402 and a bus/memory connection controller 401 in the embodiment of the three-way connection controller 103 of Fig. 4  
20 used in the first embodiment of the present invention;

Fig. 7 is a schematic diagram showing the constitution of a second embodiment of a bus system according to the present invention;

Fig. 8 is a schematic diagram showing the  
25 configuration of a third embodiment of a bus system according to the present invention;

Fig. 9 is a diagram showing correspondences

1 between a data path control signal 420 to be decoded  
by a decoder 510 of the data pass switch 402 of Fig. 5  
and results of the decoding operation according to the  
present invention;

5 Figs. 10 to 15 are diagrams showing relation-  
ships between the data pass control signal (DT\_CNT) 420  
and other signals in the various steps of state transi-  
tion in the processor/main memory read, processor/main  
memory write, processor/system bus device read,  
10 processor/system bus device write, DMA read, and DMA  
write operations, respectively;

Fig. 16 is a transition diagram showing an  
example of state transition of a sequencer 601 in the  
bus/memory connection controller 401 of Fig. 6;

15 Figs. 17 and 18 are signal timing charts  
showing examples of data transfer operations associated  
with Figs. 9 to 16; and

Fig. 19 is a configuration diagram specifically  
showing connections of signals of Figs. 17 and 18  
20 between the three-way connection controller 103 of Fig.  
4 and the respective buses 111 to 113.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawings, a description  
will be given of embodiments of a bus system according  
25 to the present invention.

First, a first embodiment of the present  
invention will be described with reference to Figs. 1

1 to 6. In this regard, Figs. 2 and 3 show configurations of a bus system in the conventional technology, which will be described here in detail for comparison with the present invention.

5 In each of Figs. 1 to 3, there are disposed processors 101 ( $n$  processors; where,  $n$  is an integer), a cache memory system 102, a main memory 104, and system bus connection devices 105 ( $M$  devices; where,  $M$  is an integer). The connected devices 105 may be so-called I/O devices such as a controller for disk files,  
10 a controller for drawing and for displaying images, and a controller for networks and communications. Reference numerals 111, 112, and 113 denote a processor bus, a memory bus, and a system bus, respectively. In Fig. 1,  
15 a numeral 103 designates a three-way connection controller. In Figs. 2 and 3, numerals 201 and 301 respectively correspond to bus connection controllers 201 and 301 and memory connection controllers 202 and 302.

In the conventional bus systems of these  
20 figures, the system bus 113 and the memory bus 112 of Fig. 2 are respectively connected via the bus connection controller 201 and the memory connection controller 202 to the processor bus 111 in an independent manner. On the other hand, in Fig. 3, the processor bus 111 and  
25 the memory bus 112 are respectively connected via the bus connection controller 301 and the memory connection controller 302 to the system bus 113 in an independent manner.



1           In the constitution of Fig. 2, for a DMA  
operation transferring data between a connected device  
105 on the system bus 113 and the main memory 104 on the  
memory bus 112, the data is sent via the processor bus  
5 111. In consequence, it is impossible to simultaneously  
achieve the DMA operation and an independent operation  
of the processor bus 111, for example, for a data  
transfer between the processor 101 and the cache 102  
or between a plurality of processors 101. On the other  
10 hand, in the structure of Fig. 3, in the so-called  
processor/main memory access in which data is transfer-  
red between the processor 101 and the main memory 104,  
data is passed through the system bus 113. Consequently,  
it is impossible to simultaneously achieve the processor/  
15 main memory access and an independent operation of the  
the system bus 113 e.g. for a data transfer between a  
plurality of devices 105 connected to the system bus  
113.

          In contrast thereto, the bus system shown in  
20 Fig. 1 as the first embodiment of the present invention  
is configured such that three kinds of buses i.e. the  
processor bus 111, the memory bus 112, and the system  
bus 113 are connected to each other in a three-way  
connection by the three-way connection controller 103.  
25 In consequence, for a DMA operation, data is not passed  
through the processor bus 111, and hence an independent  
operation of the processor bus 111 and the DMA operation  
can be simultaneously executed. Moreover, since the

1 system bus 113 is not used for a processor/main memory  
access, an independent operation of the system bus 113  
and the processor/main memory access can be accomplished  
at the same time. With the provisions above, for the  
5 DMA operation and the processor/main memory access,  
there can be developed a maximized utilization effici-  
ency for each of the three kinds of buses.

Next, a description will be given of an example  
of performance evaluation on the bus system of the first  
10 embodiment of the present invention shown in Fig. 1  
and the bus systems of the prior art shown in Figs. 2  
and 3 together with quantitative features of the effect  
developed by the first embodiment according to the  
present invention.

15 In the bus systems of Figs. 1 to 3, let us  
assume that the processor bus 111, the memory bus 112,  
and the system bus 113 have maximum data throughput  
of 400, 400, and 200 megabytes per second (MB/s). More-  
over, it is assumed that the ratio of the main memory  
20 access is 40% on the processor bus 111, the ratio of  
DMA through the system bus 113 is 70%, and the maximum  
bus acquisition ratio is 50% for the bus connection  
controllers 201 and 301. Under these conditions, when  
each of the processor bus 111 and the system bus 113  
25 is operated to develop the maximum throughput, the  
performance of each bus system will be evaluated as  
follows.

First, in the conventional bus system of

1 Fig. 2, when the system bus 113 attempts to operate with  
the maximum throughput of 200 MB/s, a request of DMA  
equivalent to 70% of the 200 MB/s i.e. 140 MB/s is  
enabled to be passed to the bus connection controller  
5 201. For the bus connection controller 201, the system  
allows a processor bus acquisition ratio of up to 50%  
of 400 MB/s, namely, 200 MB/s. In consequence, the DMA  
request of 140 MB/s is entirely accepted. As a result,  
although the system bus 113 operates at a transfer  
10 speed of 200 MB/s, the processor bus 111 receiving a  
DMA request can only operate substantially at a transfer  
rate of  $(400 - 140) = 260$  MB/s. In this situation, the  
processor/main memory access is accomplished with a  
bus acquisition ratio of 40% of 260 MB/s, namely, 104  
15 MB/s. In consequence, a request for a transfer rate  
of  $(140 + 104) = 154$  MB/s is sent to the memory bus  
112, which can cope with this request as described  
above. In short, the bus utilization efficiency is  
attained as follows for each of the three kinds of buses  
20 in the conventional bus system of Fig. 2, namely,  
 $260/400 \times 100 = 65\%$  for the processor bus 111,  $254/400$   
 $\times 100 = 63.5\%$  for the memory bus 112, and  $200/200 \times 100$   
 $= 100\%$  for the system bus 113.

Next, in the bus system of the prior art shown  
25 in Fig. 3, when the processor bus 111 attempts to operate  
with the maximum throughput of 400 MB/s, a main memory  
access request associated with 40% of the throughput  
i.e. 160 MB/s is issued to the bus connection controller

1 301. However, the bus connection controller 301 is  
allowed to operate the system bus 113 with a throughput  
of up to 50% of 200 MB/s, namely, 100 MB/s. Consequently,  
the processor/main memory access is only processed with  
5 a transfer rate of up to 100 MB/s. As a result, the  
processor bus 111 can operate only with a transfer rate  
of up to 250 MB/s (100 MB/s is 40% of 250 MB/s). More-  
over, in this situation, the system bus 113 operates  
substantially with a throughput of  $(200 - 100) = 100$  MB/s.  
10 In consequence, the DMA request is issued with a transfer  
rate of 70% of 100 MB/s i.e. 70 MB/s. Resultantly,  
there is produced a request of  $(100 + 70) = 170$  MB/s  
to the memory bus 112, which can accept this request  
as above. In summary, the bus utilization efficiency  
15 is obtained as follows for each of the three kinds of  
buses in the conventional bus system of Fig. 3, namely,  
 $250/400 \times 100 = 62.5\%$  for the processor bus 111,  $170/400$   
 $\times 100 = 42.5\%$  for the memory bus 112, and  $100/200 \times 100$   
 $= 50\%$  for the system bus 113.

20 As contrast therewith, in the bus system  
shown in Fig. 1 as the first embodiment according to  
the present invention, when the processor bus 111 attempts  
to operate at a transfer rate of 400 MB/s, a main memory  
access request is sent to the three-way connection  
25 controller 103 for a transfer rate equal to 40% of 400  
MB/s i.e. 160 MB/s. In addition, when the system bus  
114 tries to operate with a throughput of 200 MB/s, a  
DMA request of a transfer rate identical to 70% of

1 200 MB/s i.e. 140 MB/s is passed to the three-way  
connection controller 103. In response thereto, the  
three-way connection controller 103 issues to the memory  
bus 112 a transfer request including the processor/main  
5 memory access request and the DMA request with a resultant  
transfer rate of  $(160 + 140) = 300$  MB/s. The memory  
bus 112 can cope with this request. In consequence,  
the processor bus 111 and the system bus 113 are capable  
of operating at 400 and 200 MB/s, respectively. That  
10 is, the bus utilization efficiency is obtained as follows  
for each of the three kinds of buses in the bus system  
shown as the first embodiment of the present invention  
in Fig. 1, namely,  $400/400 \times 100 = 100\%$  for the processor  
bus 111,  $300/400 \times 100 = 75\%$  for the memory bus 112, and  
15  $200/200 \times 100 = 100\%$  for the system bus 113.

The results above are presented in Table 1  
below. As can be seen therefrom, based on the bus system  
of the present invention of Fig. 1, it is to be under-  
stood that the bus utilization efficiency is maximized  
20 for the three kinds of buses.

Table 1

	Fig. 1	Fig. 2	Fig. 3
Utilization efficiency of processor bus 111	100%	65%	62.5%
Utilization efficiency of memory bus 112	75%	63.5%	42.5%
Utilization efficiency of system bus 113	100%	100%	50%

1           Incidentally, prior to a description of an  
embodiment showing a specific constitution of the present  
invention, a description will be given of bus systems  
as second and third embodiments according to the present  
5 invention with reference to Figs. 7 and 8.

          In Figs. 7 and 8, reference numerals 701 and  
703 denote single-type processors and a reference  
numeral 801 stands for multiple-type processors 1 to N,  
where each of these processors may be connected to a  
10 separate cache memory system. Numerals 701 and 703  
indicate processor buses respectively linking the  
processors 701 and 703 with a four-way connection con-  
troller 705. The four-way connection controller 705  
further connects processor buses 711 and 712, a memory  
15 bus 112, and a system bus 113 to each other. Further-  
more, reference numerals 702, 704, and 802 designate  
cache memory systems separately connected to the  
processors 701, 703, and 801, respectively. In this  
regard, devices 105 connected to the system bus 113  
20 are similar to the I/O devices of the preceding embodi-  
ment.

          In the second embodiment of the present inven-  
tion shown in Fig. 7, four buses including three kinds  
of buses i.e. the two processor buses 711 and 712, the  
25 memory bus 112, and the system bus 113 are connected  
to form a four-way connection by the four-way connection  
controller 705. The processors 701 and 703 are single-  
type processors to which the cache memory systems 702

1 and 704 can be respectively connected. In consequence,  
although the processors 701 and 703 can directly access  
the separate cache memories 702 and 704 respectively  
without using the processor buses, the processor buses  
5 cannot be shared therebetween.

In Fig. 7, the four-way connection controller  
705 accomplishes the connection control between four  
buses including three types of buses such that, for  
example, a communication between the processors 701 and  
10 703 is achieved in concurrence with a DMA operation  
or a main memory access from the processor 701 and a  
system bus access from the processor 702 are concurrently  
executed. With the provision above, also in this  
embodiment, like in the embodiment described before,  
15 the bus utilization efficiency can be increased to the  
maxim extent for the four buses including three kinds  
of buses.

Fig. 8 is constituted with, like the first  
embodiment of Fig. 1, three kinds of buses including a  
20 processor bus 111, a memory bus 112, and the system  
bus 113, which are connected to each other in a three-  
way connection by a three-way connection controller  
103. A reference numeral 801 indicates a multi-type  
processor to which a separate cache memory system 802  
25 can be connected. Consequently, each processor 801  
can access the cache memory system 802 without employing  
the processor bus 111. Moreover, the processor bus 111  
can be used as a shared unit. In addition, in the bus

1 system shown in Fig. 8 as a third embodiment according  
to the present invention, like in the embodiment of  
Fig. 1, the operations above are possible, for example,  
a DMA operation and an independent operation of the  
5 processor bus 111 can be concurrently achieved or a main  
memory access from the processor bus 111 can be accom-  
plished in parallel with an operation of the system  
bus 113. As a result, also in this case, like in the  
first embodiment, there can be developed the maximum  
10 utilization efficiency of the three buses associated  
with three different kinds.

Referring next to Figs. 4 to 6, a description  
will be given of concrete embodiments of essential  
sections of the embodiments according to the present  
15 invention described above. Although a detailed configu-  
ration of the three-way connection controller 103 will  
be particularly described in conjunction with the first  
and third embodiments respectively shown in Figs. 1  
and 8, the four-way connection controller 705 of Fig. 7  
20 may also be constructed in a similar manner.

In this connection, Fig. 4 shows the consti-  
tution of the three-way connection controller 103  
including two integrated circuits. In Fig. 4, the  
three-way connection controller 103 is connected to a  
25 processor bus 111, a memory bus 112, and a system bus  
113. These buses respectively include address buses 411,  
414, and 417; control buses 412, 415, and 148; and data  
buses 413, 416, and 419. In this embodiment, the three-



1 way connection controller 103 is constituted with two  
integrated circuits i.e. a bus-memory connection control-  
ler 401 and a data path switch 402. However, the three-  
way connection controller 103 may be implemented with  
5 an integrated circuit or plural integrated circuits.

The data path switch 402 is disposed to  
establish a three-way connection between three types  
of buses including the processor data bus 413, the  
memory data bus 416, and the system data bus 419. The  
10 data path switch 402 is responsive to a data path  
control signal 420 outputted from the bus-memory con-  
nection controller 401 to achieve connections and dis-  
connections between the three types of data buses 413,  
416, and 419 and to control data I/O directions on the  
15 buses.

On the other hand, the bus-memory connection  
controller 401 is connected to the processor address  
bus 411, the processor control bus 412, the system  
address bus 417, and the system control bus 418 so as  
20 to monitor states of the processor bus 111 and the  
system bus 113. Moreover, the bus-memory connection  
controller 401 produces signals for the memory address  
bus 414 and the memory control bus 415 and the data path  
control signal 420 to control the main memory 104 and  
25 the data path switch 402. The data pass control signal  
420 will be described later in detail.

The bus-memory connection controller 401 causes,  
in response to a request issued from the processor bus

1 111 for a processor/main memory access, the processor  
bus 111 and the memory bus 112 to achieve a cooperative  
action and then sets the memory bus 113 to an independent  
operation. Furthermore, when a DMA operation request is  
5 issued from the system bus 113, the bus-memory connection  
controller 401 activates the system bus 113 and the  
memory bus 112 to conduct a cooperative operation and  
causes the processor bus 111 to achieve an independent  
operation. In addition, when the processor bus 111  
10 sends an access request to the system bus 113 or when  
the system bus 113 issues an access request to the  
processor bus 111, the bus-memory connection controller  
401 sets the processor bus 111 and the system bus  
113 in a cooperative action. Moreover, when there  
15 appears a conflict between a request from the processor  
bus 111 and a request from the system bus 113, for  
example, when memory accesses are simultaneously received  
therefrom, the bus-memory connection controller 401  
developes a function achieving an arbitration control,  
20 for example, to set either one of the buses 111 and 113  
to a wait state.

Fig. 5 is a diagram showing the internal  
configuration of an embodiment of the data path switch  
402 shown in Fig. 4. Fig. 5 includes data input/output  
25 drivers 507, 508, and 509 respectively connected to a  
processor data bus 413, a memory data bus 416, and  
a system data bus 419; data latch circuits 501, 502,  
and 503; and data selectors 504, 505, and 506. A decoder

1 510 is disposed in this configuration to decode a data  
path control signal 420 produced from the bus-memory  
connection controller 401 so as to generate output enable  
signals 511, 512, and 513 respectively for the data I/O  
5 drivers 507, 508, and 509 as well as select signals 514,  
515, and 516 respectively for the data selectors 504,  
505, and 506.

The data latches 501, 502, and 503 are disposed  
to store therein input data respectively from the proces-  
10 sor data bus 413, the memory data bus 416, and the system  
data bus 419. The selectors 504 to 506 are used to  
select, from input data from the two remaining data  
buses, data to be respectively supplied to the processor  
data bus 413, the memory data bus 416, and the system  
15 data bus 419, thereby achieving a control operation as  
follows. Namely, input data of an arbitrary one of three  
kinds of data buses is outputted to the buses of other  
kinds; alternatively, the input data is passed only to  
one of the other buses. In consequence, based on the  
20 data pass control signal 420, all of the three kinds  
of data buses may be operated in a cooperative manner  
or a cooperative operation of two arbitrary kinds of  
buses and an independent operation of the other one  
kind of bus may be achieved.

25 Fig. 6 is a diagram showing an embodiment of  
the internal configuration of the bus-memory connection  
controller 401. Fig. 6 includes I/O drivers 601 to 604,  
latch circuits 605 to 608, decoder circuits 609 and 610,

1 encoder circuits 611 and 712, a sequencer 613 constituted  
with an arithmetic logic unit, a memory control signal  
generator 616, and a data path control signal generator  
617.

5 Input signals respectively from a processor  
address bus 411, a processor control bus 412, a system  
address bus 417, and a system control bus 418 are  
stored respectively via the I/O drivers 601, 602, 603,  
and 604 in the latch circuits 605, 607, 606, and 608,  
10 respectively. The addresses inputted from two kinds of  
buses and thus loaded in the latch circuits 605 and  
606 are then decoded by the decoder circuits 609 and  
610, respectively. Results from the decoding operations  
are processed together with data of the latch circuits  
15 607 and 608 i.e. input signals from the two types of  
control buses 412 and 418. Namely, the encoder circuits  
611 and 612 encode the associated inputs to generate  
signals designating states of the processor bus 111  
and the system bus 113, respectively. As a result,  
20 the bus-memory connection controller 401 can monitor  
the states of the processor bus 111 and the system bus  
113, respectively.

The state signals thus encoded by the encoder  
circuits 611 and 612 respectively for the processor  
25 bus 111 and the system bus 113 are fed to the sequencer  
613 including an arithmetic logic unit. Depending on  
the state signals of the two types of buses 111 and  
113, the sequencer 613 computes correspondences of the

1    respective buses and determines an operation for the  
memory bus 112, thereby producing code information.  
The sequencer 613 will be constituted with a general-  
purpose microprocessor and an exclusive hardware configu-  
5    ration.

The code information created from the sequencer  
613 is decoded by the decoder circuit 614, which generates  
output enable signals 618 to 621 respectively to the I/O  
drivers 601 to 604, a select signal 622 to the selector  
10    circuit 615, a memory control code 623 and a data path  
control code 624 respectively to the memory control  
signal generator 616 and the data path control signal  
generator 617, and control output signals 625 and 616  
to be respectively sent to the processor control bus 412  
15    and the system control bus 418 via the I/O drivers 602  
and 604, respectively.

The I/O driver 601 is responsive to a request  
issued from the system bus 113 for an access to the  
processor bus 111 to output to the address bus 411 an  
20    I/O address received from the system address bus 417.  
Moreover, the I/O driver 602 supplies the processor  
control bus 412 with a control output signal 625 specified  
in association with the processor bus 111. On the other  
hand, the I/O driver 603 is operative, when the processor  
25    bus 111 issues an access request to the system bus 113,  
to send to the system address bus 417 an I/O address  
from the processor address bus 411. Furthermore, the  
I/O driver 604 outputs to the system control bus 418 a

1 control output signal 626 defined in conformity with  
specifications of the system bus 113.

The selector circuit 615 receives addresses  
from the processor address bus 411 and the system  
5 address bus 417 such that when an access to the memory  
bus 112 occurs, either one of the received addresses  
is selected to send the selected address onto the memory  
address bus 414. The memory control signal generator  
616 serves as a code conversion circuit such that a  
10 memory control code 623 produced from the decoder circuit  
614 is converted into a memory control signal stipulated  
according to specifications of the memory bus 112,  
thereby outputting the resultant signal to the memory  
control bus 415. The data path control signal generator  
15 617 also functions as a code conversion circuit to convert  
a data pass control code 614 created from the decoder  
circuit 614 into a data pass control signal 420 associated  
with the data pass switch 402 so as to output the obtained  
signal 420.

20 As described above, the bus-memory connection  
controller 401 disposed in the three-way connection  
controller 103 can develop control operations such as  
connections, disconnections, and wait operations for  
the three kinds of buses.

25 In addition, referring to Figs. 9 to 19, a  
description will be given in detail of embodiments of  
various data and signals processed in the three-way  
connection controller 103.

1                    Fig. 9 shows an example of relationships  
between the data path control signal 420 outputted from  
the bus-memory connection controller 401 to the data  
path switch 402, enable signals 511, 512, and 513  
5 decoded by the decoder circuit 510 respectively for the  
I/O drivers 507, 508, and 509 in association with the  
control signal 420, and select signals 514, 515, and  
516 for the data selectors 504, 505, and 506. In this  
diagram, the master, slave, and read/write fields in  
10 the upper-most row indicate a master unit, a slave  
unit, and a read or write request for a data transfer  
from the master unit to the slave unit, respectively.  
The remaining fields of the upper-most row includes  
signal names corresponding to the signals 511 to 516  
15 of Fig. 5. Specifically, DT\_CNT in the right-most field  
of the row designates the data path control signal 420.  
This signal DT\_CNT includes three bits in this embodiment.  
In an idle state where data is not transferred, DT\_CNT  
40 is set to 0 ("000").

20                    The enable signals (DIR\_P, DIR\_M, and DIR\_S)  
511, 512, and 513 are "0" or "1" when the associated  
I/O drivers 507, 508, and 509 are in the input or output  
state, respectively. The select signal (SEL\_P) 514  
is set to "0" or "1" when the selector 504 selects the  
25 port of the memory bus 112 or the system bus 113,  
respectively. Moreover, the select signal (SEL\_M) 515  
is "0" or "1" when the selector 505 selects the port of  
the processor bus 111 or the system bus 113, respectively.

1 In addition, the select signal (SEL\_S) 516 is "0" or  
"1" when the selector 506 selects the port of the  
processor bus 111 or the memory bus 112, respectively.  
According to this diagram, based on DT\_CNT 420 inputted  
5 to the decoder 510 of the data path switch 402, the  
selectors 504 to 506 and the I/O drivers 507 to 509 can  
be controlled in the data path switch 402, thereby  
controlling directions of the three-way connection  
between the three kinds of buses.

10 Subsequently, operations of the three-way  
connection controller 103 will be described by referring  
to the configuration diagram of Fig. 19 showing in  
detail the buses connected to the three-way connection  
controller 103 of Fig. 4 and the signal timing charts  
15 of Fig. 17 and 18.

In these diagrams, the same constituent elements as those of Figs. 1 and 4 are designated by the same reference numerals. Numerals 1910 and 1911 respectively denote a DMA master I/O device and a slave I/O  
20 device respectively corresponding to the devices 105 connected to the system bus 113. In Fig. 19, a  
acknowledge signal (ACK) 1902 is a response signal to  
a processor 101 and indicates confirmation of data or  
acquisition of data in the read or write operation,  
25 respectively.

A row address strobe signal (RAS) 1903, a  
column address strobe signal (CAS) 1904, and a write  
enable signal (1905) constitute a portion of the memory



1 control signals to be sent to the memory control bus  
415 of the main memory 104. The address multiplex  
signal (AD\_MPX) is an internal signal of the bus-memory  
connection controller 401 and is set to a high state  
5 or a low state to output a row address or a column  
address, respectively. The system bus grant signal  
(S\_GNT) 1906 is used to grant a bus mastership i.e.  
to allow an I/O device 1910 which is one of the connected  
devices 105 and which may be set to a DMA master unit to  
10 use the system bus 113. As a result, the I/O device  
1910 can be operated as a DMA master unit. The address/  
data strobe signal (S\_STB) 1907 is produced from a system  
bus master unit. For a DMA access or a processor I/O  
access, this signal 1907 is outputted to the DMA master  
15 I/O device 1910 or the bus-memory connection controller  
401, respectively. For a read or write operation, the  
system bus strobe signal (S\_STB) 1907 is kept outputted  
for an assertion period of an address or an address  
and data, respectively. The system bus slave acknowledge  
20 signal (S\_ACK) 1908 is a response signal from the system  
bus slave unit. For a DMA access or a processor system  
I/O access, this signal 1908 is outputted from the  
bus-memory controller 401 or the slave I/O device 1911,  
respectively. The system bus acknowledge signal (S\_ACK)  
25 1908 indicates assertion of data in a read operation  
and acquisition of data in a write operation. Signals  
S\_GNT 1906, S\_STB 1907, S\_ACK 1908, and S\_READ 1909  
designating discrimination between a read operation

1 and a write operation belong to the control output signal  
262 to be sent to the system control bus 418. The system  
bus address (S\_ADD) is supplied to the system address  
bus 417. Incidentally, the system bus read/write  
5 signal (S\_READ) 1909 is set to a high (H) state for a  
read operation.

Fig. 16 shows an embodiment of a state transi-  
tion of the sequencer 613 disposed in the bus-memory  
connection controller 401. Moreover, Figs. 10 to 15  
10 are diagrams showing signals outputted in a plurality  
of steps of the state transition of the respective  
transfer operations and are respectively associated with  
the processor/main memory read, processor/main memory  
write, processor/system bus device read, processor/system  
15 bus device write, DMA read, and DMA write operations.  
In the diagrams, a small circle (○) denotes assertion  
of an associated signal; furthermore, "H" and "L" of,  
for example, the signal S\_READ 1909 respectively  
designate a high state and a low state of the signal  
20 value. In addition, an overline assigned to a signal  
name indicates a negative logic of the signal.

In Fig. 16, in a step S2 of the processor/  
system bus device read associated with Fig. 12, a wait  
operation takes place for a data assertion from the  
25 system bus slave unit. In a step S3 of the processor/  
system bus device write related to Fig. 13, the system  
initiates a wait operation for a write response. In  
a step S1 of the DMA read associated with Fig. 14, a

1 wait operation is caused for an S\_STB reception;  
thereafter, based on a read/write judgement at a recep-  
tion of S\_STB, a transition destination is decided for  
a subsequent step S2. Moreover, in a step S8 of the  
5 DMA read and a step S5 of the DMA write, the system  
initiates a wait operation for negation of the signal  
S\_STB from the DMA master unit.

In the signal timing charts of Figs. 17 and  
18 related to signal transfers conducted according  
10 to the specifications of Figs. 9 to 16, those items  
enclosed in parentheses denote output sources of the  
respective signals. That is, for example, (BMCC) desig-  
nates that the signal is outputted from the bus-memory  
connection controller (BMCC) 401; moreover, (I/O) indicates  
15 the DMA master I/O device 1910 or the slave I/O device  
1911 set as a slave unit of the processor/system bus  
I/O access.

In addition, the latch circuits 501 to 502 of  
the data path switch 402 shown in Fig. 5 are consti-  
20 tuted with edge trigger flip-flops i.e. the latch opera-  
tion of each latch circuit is initiated at a rising  
edge of a clock signal (CLK) of Figs. 17 and 18. In  
this connection, a start signal (START (1901)) is a  
transfer start signal, namely, while the start signal  
25 is being outputted, an address is latched at a rising  
edge of the clock (CLK), the address being employed in a  
subsequent operation. Moreover, a signal M\_ADD denotes  
a memory address to be sent to the memory address bus

1 414, whereas signals P\_Data, M\_Data, and S\_Data indicate  
data passed to the processor data bus 413, the memory  
data bus 416, and the system data bus 419, respectively.  
Furthermore, signals P\_Latch, M\_Latch, and S\_Latch  
5 designates data loaded in the latch circuits 501, 502,  
and 503, respectively.

As can be seen from Fig. 16, the step S3 of  
the processor/system bus device write shown in Fig. 13  
includes one cycle of a wait operation for assertion  
10 of the signal S\_ACK. Moreover, the step S2 of the  
processor/system bus device read of Fig. 12 includes  
two cycles of a wait operation for assertion of the  
signal S\_ACK (1408). In the DMA read of Fig. 14, the  
step S1 includes one cycle of a wait operation for  
15 assertion of the signal S\_STB (1407) and the step S3  
includes one cycle of a wait operation for negation  
of the signal S-STB (1407).

In Fig. 18, the step S1 of the DMA write  
includes one cycle of a wait operation for assertion  
20 of the S\_STB (1407); however, the wait for negation  
of the signal in the step S5 is completed only through  
an execution of a wait operation.

As above, the operations of the bus/memory  
controller 401 and the data path switch 402 of Figs. 4, 5,  
25 and 6 have been described in conjunction with the methods  
associated with Figs. 9 to 18, which will help under-  
stand the operation of the embodiment of the three-way  
connection controller 103 shown in Fig. 1.

1           Although description will not be given of  
configurations and operations of the four-way connection  
controller 705 and the like of Fig. 7, the configurations  
and operations will be easily understood from the  
5 description of the configuration and operation of the  
three-way connection controller.

          Moreover, although the processor bus 111, the  
memory bus 112, and the system bus 113 each are of an  
address/data separation type in the description given  
10 with reference to Figs. 4 to 19, the present invention  
can be naturally applicable to buses of an address/data  
multiplexed type. For example, when the processor bus  
111 and the system bus 113 are of an address/data  
multiplexed type, the system of Fig. 4 will be configured  
15 such that the processor address bus 411 and the processor  
data bus 413 are structured as a bus; moreover, the  
system address bus 417 and the system data bus 419 are  
combined to form a bus. The resultant buses are connected  
to both of the bus/memory controller 401 and the data  
20 path switch 402.

          Furthermore, although the description has been  
given to the embodiments according to the basic concept  
of the present invention, it is to be understood that  
various changes and modifications may be made without  
25 departing from the present invention.

          In accordance with the present invention  
described in detail above, in the bus system including  
at least three kinds of plural buses including processor;

1 memory, and system buses, while two kinds of these  
buses are achieving a cooperative operation, the remain-  
ing one kind thereof can conduct an independent operation,  
which leads to an effect of maximization of the utiliza-  
5 tion efficiency of the respective buses. Particularly,  
in a case where the processor bus is connected to a  
plurality of processors or cache memory systems, concu-  
rent operations can be advantageously accomplished,  
for example, a DMA operation and a data transfer between  
10 a plurality of processors or between a processor and a  
cache memory system can be simultaneously achieved;  
moreover, a processor/main memory access and a data  
transfer between a plurality of devices connected to the  
system bus can be executed at the same time.